Silicon Design Verification Engineer, Quantum AI

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will be a vital member of the quantum electronics team, providing key technical contributions in the area of ASIC design verification (DV) as we realize sophisticated electronics for control and readout of our future quantum computers. You will work as part of a team of digital, DV, physical design, and radio frequency/analog/mixed-signal engineers, collaborating with adjacent teams in the electronic, software, and quantum engineering areas to implement complex ASICs for use in the readout and control of our scaled quantum processors.

The full potential of quantum computing will be unlocked with a large-scale computer capable of complex, error-corrected computations. Google Quantum AI's mission is to build this computer and unlock solutions to classically intractable problems. Our roadmap is focused on advancing the capabilities of quantum computing and enabling meaningful applications.

The US base salary range for this full-time position is $138,000-$198,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Responsibilities

• Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
• Develop and maintain constrained-random verification environments using System Verilog and Universal Verification Methodology (UVM).
• Create and execute verification plans and test cases. Identify and debug verification failures.
• Close coverage measures to identify verification holes and to show progress towards tape-out.
• Integrate any verification IP for externally developed IP into our overall verification flow.

Minimum qualifications:

• Bachelor's degree in Electrical Engineering or a related technical field, or equivalent practical experience.
• 4 years of experience in silicon design verification using SystemVerilog/UVM.
• Experience with SOC verification including CPUs, bus interfaces, or peripherals.
• Experience in scripting languages such as Python or Perl, for automation and analysis.

Preferred qualifications:

• Master's degree or PhD in Electrical Engineering or Computer Science.
• 2 years of experience with design verification.
• Experience in ARM, RISC-V or any processor based DV including tool chains and C based testing, and with the full digital design verification cycle from spec through bring-up.
• Experience with industry standard protocols, interfaces, and IP components, such as PCIe, Ethernet, and NoCs.
• Experience running DV for mixed-signal ASICs containing analog and RF IP and building mixed-mode models for end-to-end DV coverage.
• Experience working with one or more formal verification tools, such as JasperGold, VC Formal, Questa Formal, or 360-DV.