Senior Engineer, RTL Design

Senior Engineer, RTL Design

Overview

The Memory Solutions Lab (MSL) is part of Samsung’s Memory Business Unit, the industry's technology and volume leader in DRAM, NAND Flash, SRAM memory. MSL’s vision is to solve key problems and optimize architecture solutions for Cloud & Data center environments. We are an integral part of Samsung’s strong R&D focus & lab innovation engine. We work closely with development teams to bring feature innovation to product roadmaps.

What You’ll Do

The Candidate will be a key technical member of MSL, Datacenter Device Solutions (DCDS) Group.  He or she will join a team of experts in researching and developing innovative data center/ cloud networking, storage, and compute technologies and system solutions. The ideal candidate preferred to have prior experience developing leading edge solutions for at least one of the areas: memory hierarchy, storage, networking, or embedded computing.

Location: Daily onsite presence at our San Jose, CA office in alignment with our Flexible Work policy

Job ID: 42941

• Microarchitecture, RTL design, and verification.
• Develop new RTL IP for high performance PoCs.
• Lab bring-up, lab test and validation of RTL IPs.
• Research next generation memory and storage controller features.
• Research emerging technology standards.
• Work with hardware/ software architects developing one-of-a-kind innovative FPGA prototypes and contribute to feasibility studies & developing solutions.
• Assist software architects developing Linux/ Windows device driver, test and debug.
• Participate in value proposition studies, publish papers in leading journals and conferences, and file patents.
• Complete other responsibilities as assigned.

What You Bring

• BS with 5 years of RTL Development., MS with 3 years of RTL Development , or Ph.D. in Computer Engineering or Electrical Engineering..
• Familiarity with FPGA design tool flows, synthesis, timing analysis, partitioning, FPGA programming, bring up and testing is a plus.
• In-depth background in HDL development, Verilog coding, integration, synthesis, debug, simulation, test bench creation and debug using CAD tools (Synopsys, Mentor, Cadence tools).
• Hands-on experience with hardware board bring-up, server system integration and software integration.
• Experience and exposure to PCIe, CXL, NVMe, AXI, DDR4/5, Ethernet protocols.
• Must be highly motivated with excellent verbal and written communication skills.
• Demonstrated attention to detail.
• Ability to meet aggressive project deadlines in a team environment.
• Ability to work successfully with cross-functional teams, including coordinating across organizational boundaries and geographies.
• You’re inclusive, adapting your style to the situation and diverse global norms of our people.
• An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
• You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.
• Innovative and creative, you proactively explore new ideas and adapt quickly to change.

#LI-SF1