Lead Product Engineer
Location
SAN JOSE 10
Compensation
$115k–$213k USD
Type
full time
Posted
1 months ago
Market range · company + function + seniority
p25 · target · p75 · n=46
Posted $213k · in the market band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence Design Systems is looking for a highly motivated engineer to work with the Modus Test Product Engineering team working on Design For Test (DFT) and Automatic Test Pattern Generation (ATPG).
What You'll Be Doing
- Be part of a team that is going to help drive new product features in DFT & ATPG
- Develop product spec, prototype and work closely with R&D & Product Validation teams in implementation & validation of such features
- Work with field team and customers in helping deploy Modus by developing flows, presentations & hands-on debug
What We Need To See
- BS (or equivalent experience) with 6+ years or MS with 4+ years of direct experience in DFT either in EDA, CAD or design implementation
- Solid understanding of ATPG, Scan, JTAG, IEEE 1687 (iJTAG), MBIST & LBIST
- Need to be aware of latest technologies & innovations in DFT both in EDA and implementation
- Experience in STA, Physical Design, Silicon bringup related to DFT is a plus
- Flexibility/adaptability for working in a highly dynamic environment and engaging with key stakeholders across various teams within and outside of Cadence
- Excellent communication, interpersonal and customer collaboration skills
Ways To Stand Out From The Crowd
- Broad knowledge of DFT domain & how DFT interacts with various other VLSI domains
- Hands-on experience with DFT EDA tools in the industry
The annual salary range for California is $114,800 to $213,200. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
More open roles at Cadence Design Systems
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Principal DFT Engineer78% matchSambaNova Systems· Austin, Texas, United States; San Jose, California, United States· $180k–$255k USD
- Sr. Staff Design Verification Engineer77% matchAMD· San Jose, California· $175k–$300k USD
- DFT/DFx Architecture & RTL Lead77% matchAMD· Santa Clara, California· $203k–$348k USD
- Principal DFT Engineer (Silicon Engineering)76% matchSpaceX· Palo Alto, CA· $220k–$355k USD
- Principal DFT Engineer (Silicon Engineering)76% matchSpaceX· Irvine, CA· $210k–$340k USD
- CPU Core Staff DFT Engineer76% matchAMD· Santa Clara, California· $175k–$300k USD