Chip Engineering Operations Program Manager
at NVIDIA
Location
US, CA, Santa Clara
Compensation
$136k–$213k USD
Type
full time
Posted
1 weeks ago
Market range · company + function + seniority
p25 · target · p75 · n=252
Posted $213k · well below market
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
NVIDIA's invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing — with the GPU acting as the brain of computers, robots, and self-driving cars that can perceive and understand the world. Today, we are increasingly known as “the AI computing company”. We are looking to grow our company, and grow our teams with the smartest people in the world.
We are now looking for a Chip Engineering Operations Program Manager! The NVIDIA Engineering Operations group has an immediate opening for a top Program Manager. This group is responsible for the silicon schedule from bring-up to production release. We are looking for individuals who thrive in a dynamic environment, and are not afraid to roll-up his their sleeves and get their hands dirty. We desire a self-starter, with great communication skills; as well as a leader, with a deep sense of commitment. You will be responsible for developing wafer forecasts, schedule generation and management, supporting cross-functional teams, and mitigating any programmatic risks. You will also review and improve processes, and handle prototype demand.
The in-office requirement for this role is 5 days a week at our Santa Clara, CA headquarters.
What you’ll be doing:
- You own silicon bring-up schedule from power on to production release
- Negotiate silicon and board demand with teams and drive a bottom-up forecast
- Oversee and manage chip and board allocations across the company
- Lead prototype chip delivery to internal customers
- Track and coordinate engineering deliverables, key milestones and qualification/validation tasks in the new product introduction phase
- Identify and mitigate risks to schedules and programs
- Communicate status to cross-functional teams as well as upper management
- Continuously evaluate internal tools and processes and drive fixes to improve productivity
- Create new and fix existing processes between different teams
- Drive implementation of SW tools for data analytics and process evaluation
What we need to see:
- BS degree in Electrical or Computer Engineering or related (or equivalent experience)
- 5+ years in Semiconductor Program Management, ASIC Product Engineering, or ASIC design
- Deep understanding of ASIC Technology and Productization requirements
- Strong verbal and written communication skills, and the ability to coordinate with multiple technical and business teams
- Self-directed and driven, highly motivated, creative, and have a consistent record of handling multiple tasks at any given time
- Have the ability to work independently and follow complex procedures
- Proficient with MS Project and Excel
You will also be eligible for equity and benefits.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.More open roles at NVIDIA
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Technical Program Manager, Silicon Product Definition89% matchNVIDIA· US, CA, Santa Clara· $148k–$236k USD· same company
- Senior Manager, ASIC Chip Engineering88% matchNVIDIA· US, CA, Santa Clara· $232k–$368k USD· same company
- Senior Technical Program Manager – Silicon Co-Design86% matchNVIDIA· US, CA, Santa Clara· $200k–$322k USD· same company
- Technical Program Manager, Silicon Product Definition85% matchNVIDIA· US, CA, Santa Clara· $148k–$236k USD· same company
- Principal Chip Lead, Silicon Co-Design Group85% matchNVIDIA· US, CA, Santa Clara· $232k–$368k USD· same company
- Manager, Chip Software85% matchNVIDIA· US, CA, Santa Clara· $184k–$288k USD· same company