Principal AE (STA - SignOff)
Location
AUSTIN
Compensation
$116k–$216k USD
Type
full time
Posted
3 days ago
Market range · company + function + seniority
p25 · target · p75 · n=35
Posted $216k · in the market band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
We are looking for a Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. The candidate will work closely with sales executives in supporting sales campaigns by delivering workshops, benchmarks, product demonstrations, methodology consultations and product support.
Position also involves:
• Presenting to customers the technical capabilities of Cadence Digital Implementation and Signoff tools and flows (Synthesis, Place and Route, Timing/Physical/Power Signoff).
• Recognizing opportunities for products at existing customers or potential customers, and working with account team to define and execute technical campaigns
• Support technical evaluations/benchmarks and drive the process to deliver Cadence solutions implementations
• Ongoing support and usage proliferation at existing customers (on/offsite)
• Working closely with R&D on tools and methodology improvements
• Create and contribute technical content for Cadence Online Support
• Travel as required (up to 20%)
The Position Requirements are…
- Minimum BS-EE plus 8 to 10 year’s experience or MS-EE, plus 6 to 8 year’s experience, Core timing signoff expertise, advanced node STA, UPF & constraints debugging, hierarchical & 3DIC design STA and closure solutions
- Digital Design Fundamentals, Semiconductor fundamentals and Static Timing Analysis is required
- Experience with ASIC digital implementation flows and tools
- Working knowledge of a scripting language TCL/Perl/Python
- Candidate should have strong customer-facing communication and problem solving skills
- Strong personal drive for continuous learning and expanding professional skill sets
- Strong verbal and written communication skills
The annual salary range for California (Other than San Jose) is $116,200 to $215,800. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
More open roles at Cadence Design Systems
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- ASIC Design STA Engineer78% matchAMD· San Jose, California· $146k–$250k USD
- Senior STA Signoff Methodology Engineer78% matchNVIDIA· US, CA, Santa Clara; US, TX, Austin· $168k–$265k USD
- STA - CAD Engineer77% matchAMD· Austin, Texas· $127k–$217k USD
- Principal Engineer, ASIC Design75% matchMicron Technology· San Jose, CA· $198k–$336k USD
- Senior Software Engineer, CAD Tool Development - Circuits75% matchNVIDIA· US, CA, Santa Clara· $136k–$219k USD
- IC design Implementation and SignOff Architect, (STA SignOff)89% matchCadence Design Systems· HOME OR; SEATTLE 01; TORONTO 02; HOME SD; HOME CA; SAN JOSE; AUSTIN· $154k–$286k USD· same company