at Intel
Location
US, Oregon, Hillsboro
Compensation
$129k–$245k USD
Posted
2 weeks ago
Market range · company + function + seniority
p25 · target · p75 · n=113
Posted $245k · in the market band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
As a Design Administrator (DA), you will be responsible for enabling and supporting the engineering infrastructure, design environments, and automation frameworks used in the development of Intel's technology vehicles and test chips. You will serve as a key technical resource for engineering teams by maintaining EDA environments, deploying workflow enhancements, automating repetitive processes, and ensuring engineers can efficiently execute their daily design activities.
This role requires a combination of software development, DevOps, EDA tool administration, and customer support skills. You will work closely with design engineers, CAD teams, infrastructure partners, and tool vendors to improve engineering productivity, drive workflow modernization, and implement scalable solutions that improve the overall user experience.
Your contributions will directly impact engineering efficiency by reducing manual effort, streamlining environment deployment, improving tool reliability, and enabling adoption of modern software development and AI-driven workflows.
Business Group
This position is part of Intel's Design Enablement (DE) organization, which provides design and manufacturing services to internal and external customers. Within DE, the Lead Vehicle Development (LVD) organization develops test chips, validation vehicles, and design infrastructure solutions that enable process technology development and product innovation.
The Test Chip Engineering(TCE) team is responsible for delivering and supporting engineering environments, EDA infrastructure, automation frameworks, parametric layout synthesis tools and development workflows that enable successful execution of design and technology development programs across multiple projects.
Key Responsibilities
Preferred Qualifications
We are looking for passionate individuals who are eager to contribute to innovative projects and grow their careers within a dynamic team environment. This is your opportunity to shape the future of semiconductor technology-apply today and become part of the journey.
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $128,880.00-245,160.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.More open roles at Intel
Hiring velocity, headcount trend, and every open posting on one page.
Open postings ranked by description similarity — useful if this role isn't quite right.