CMOS SerDes or High-speed I/O, Lead Analog IC Design Engineer
Location
SAN JOSE
Compensation
$119k–$221k USD
Type
full time
Posted
3 days ago
Market range · company + function + seniority
p25 · target · p75 · n=48
Posted $221k · in the market band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Role Overview
The Lead Analog IC Design Engineer is responsible for designing and developing analog and mixed-signal circuits- from initial concept and specification through final verification- to ensure conformance with customer requirements.
Required Qualifications
• At least three years of experience designing and developing CMOS SerDes or high-speed I/O integrated circuits.
• Design experience with most of the following SerDes circuit blocks: Transmitters and receivers, serializers and deserializers, phase interpolators, low-jitter PLLs, high-speed clock-distribution circuits, bias circuits, and voltage regulators.
• Good understanding of jitter and signal-equalization techniques.
• Proficiency with CAD tools for circuit simulation, layout, and physical verification.
• Master’s degree or Ph.D. in electrical engineering.
• Strong problem-solving skills and analog design aptitude.
• Clear written and verbal communication skills.
• Ability to collaborate effectively in a team environment.
Preferred Qualifications
• Working knowledge of common SerDes standards and their electrical requirements.
• Experience with Cadence design tools and laboratory testing.
• Design experience at data rates above 10 Gbps and in process technologies below 28 nm.
The annual salary range for California is $119,000 to $221,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
More open roles at Cadence Design Systems
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Analog/Mixed-Signal SerDes Design Engineer83% matchAMD· San Jose, California· $175k–$300k USD
- Principal Analog/Mixed-Signal Design Engineer82% matchMarvell Technology· Westlake Village, CA· $177k–$261k USD
- Principal Engineer, Serdes Analog Design82% matchSamsung Semiconductor· San Jose, California, United States· $219k–$351k USD
- Principal IC Design Engineer - Analog81% matchMedtronic· Mounds View, Minnesota, United States of America; Tempe, Arizona, United States of America· $140k–$210k USD
- Staff Analog Design Engineer81% matchd-Matrix· Santa Clara· $155k–$250k USD
- Staff Engineer, Analog Design Engineering81% matchAnalog Devices· US, NC, Durham