SoC Debug Engineer
at Intel
Location
US, Massachusetts, Beaver Brook; US, Oregon, Hillsboro; US, California, Santa Clara; US, Texas, Austin; US, Arizona, Phoenix
Compensation
$106k–$149k USD
Type
full time
Posted
5 days ago
Remote
Yes
Market range · company + function + seniority
p25 · target · p75 · n=358
Posted $149k · below the band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
Job Details:
Job Description:
The Role and Impact
As a SoC Debug Engineer, you will play a pivotal role in ensuring the reliability and performance of Intel's cutting-edge products. You will perform complex debug tasks across multiple systems and subsystems, leveraging your expertise to isolate failures, resolve issues, and optimize debug processes. Your contributions will directly enhance product readiness and help deliver transformative technologies to market.
Business group
The Data Center Group (DCG) is dedicated to advancing scalable technologies that power data centers and enable the future of computing. This organization focuses on delivering innovative solutions for high-performance computing, cloud services, and enterprise systems. By joining DCG, you will be part of a team driving impactful advancements that align with Intel's broader vision for global innovation.
Key Responsibilities:
- Perform detailed and low-level debug for system-on-chip (SoC) designs and subsystems across Intel products.
- Conduct root cause analysis for triage failures and marginality issues to ensure system-wide reliability.
- Define, develop, and implement advanced debug techniques, tools, and scripts to enhance debug efficiency.
- Formulate debug requirements and strategies at the system level, ensuring alignment with architectural compatibility.
- Drive bench testing for new product features and functionality while developing methodologies for improved characterization activities.
- Collaborate with design, validation teams, and manufacturing factories to track SoC debug readiness and optimize workflows.
- Continuously improve debugging practices through innovative design-for-debug (DFD) techniques and workflows.
The ideal candidate should show the following behavioral traits:
- Strong analytical and problem-solving skills with attention to detail.
- Effective communication skills willing to work across diverse technical teams.
Qualifications:
Minimum Qualifications are required to be initially considered for this position:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
- 3+ years of hands-on experience in:
- SoC debugging gained through internships, academic projects, coursework, or hands-on training.
- SoC design, architecture, firmware, and software debugging techniques.
- Debug tools, DFD technologies, and scripting languages.
Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
- Master's degree in Electrical Engineering, Computer Engineering or related field.
- Interested in innovation and continuous improvement in debugging methodologies and workflows.
Your expertise and dedication will help shape the future of Intel's products and technologies. Join us to make a meaningful impact and drive innovation in the world of computing.
Job Type:
College GradShift:
Shift 1 (United States of America)Primary Location:
US, Massachusetts, Beaver BrookAdditional Locations:
US, Arizona, Phoenix, US, California, Santa Clara, US, Oregon, Hillsboro, US, Texas, AustinPosting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
N/ABenefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.More open roles at Intel
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- SoC Logic Design Engineer82% matchIntel· US, California, Santa Clara· $106k–$149k USD· same company
- Silicon SoC Architect80% matchIntel· US, California, Santa Clara; US, Colorado, Fort Collins; US, Massachusetts, Beaver Brook; US, Oregon, Hillsboro; US, California, Folsom; US, Texas, Austin· $221k–$361k USD· same company
- Circuit Design Engineer80% matchIntel· US, California, Folsom· $106k–$149k USD· same company
- SoC Design Verification Engineer80% matchIntel· US, Colorado, Fort Collins; US, California, Folsom; US, Oregon, Hillsboro· $106k–$149k USD· same company
- Director, SoC Design Engineering78% matchIntel· US, California, Santa Clara; US, Texas, Austin; US, Oregon, Hillsboro· $221k–$312k USD· same company
- EDA Tools Hardware Engineer77% matchIntel· US, California, Santa Clara; US, Oregon, Hillsboro; US, California, Folsom; US, Texas, Austin· $142k–$269k USD· same company