Design Engineer I
Location
CARY
Compensation
$89k–$165k USD
Type
full time
Posted
2 weeks ago
Market range · company + function + seniority
p25 · target · p75 · n=48
Posted $165k · well below market
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
We are a small group of individuals designing among the most complex chip in the world getting into the award-winning Cadence Design Systems Palladium platform…
As such we are seeking an experienced DFT engineer which role will span across the full spectrum of the DFT implementation: from architecture definition through silicon testing and debug.
A bonus, this individual will have cross functional teams’ interactions not only within our group; but across Cadence and the multiple BU involved in our developments.
Key responsibilities:
- Define and implement SoC level DFT architecture for large and complex designs.
- Develop, integrate, and support SCAN, ATPG, MBIST, BSCAN and iJTAG.
- Perform DFT insertion, verification, and coverage analysis at block and SoC levels.
- Drive pre-silicon DFT sign-off, including DRC closure and coverage targets.
- Support post-silicon debug, failure analysis and yield learning.
- Collaborate with RTL, verification, physical design and operation teams.
Qualifications:
- BS degree
- At least 3 years of hands-on experience in SoC DFT.
Must-have skills:
- Strong expertise in SCAN, ATPG, MBIST.
- Experience with pre-silicon validation and post-silicon debug.
- Strong problem solving and debugging skills.
- Ability to work effectively in a cross-functional engineering environment.
Good-to-have skills:
- Scripting experience (TCL, Perl, Python or equivalent) for flow automation and analysis.
- Experience with IP-level DFT integration and reuse.
- Exposure to low-power DFT considerations and complex clocking architectures.
- Familiarity with manufacturing test flows and silicon yield improvement.
The annual salary range for California is $88,900 to $165,100. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
More open roles at Cadence Design Systems
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- MTS SoC DFT Engineer, HBM84% matchMicron Technology· Richardson, TX; Folsom, CA· $199k–$347k USD
- ASIC Engineer, Design for Test84% matchMeta· Sunnyvale, CA; Austin, TX· $146k–$209k USD
- Principal DFT Engineer (Silicon Engineering)83% matchSpaceX· Irvine, CA· $210k–$340k USD
- Principal DFT Engineer (Silicon Engineering)83% matchSpaceX· Palo Alto, CA· $220k–$355k USD
- Silicon Diagnosis DFT Engineer83% matchAMD· San Jose, California· $189k–$324k USD
- Principal DFT Engineer82% matchSambaNova Systems· Austin, Texas, United States; San Jose, California, United States· $180k–$255k USD