GPU Design Verification Engineer - Shader Core
at AMD
Location
San Diego, California
Compensation
$127k–$217k USD
Type
full time
Posted
1 months ago
Remote
Yes
Market range · company + function + seniority
p25 · target · p75 · n=584
Posted $217k · in the market band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
ADVANCE YOUR CAREER. ADVANCE THE WORLD.
At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.
Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.
THE ROLE:
THE PERSON:
KEY RESPONSIBLITIES:
- Collaborate with architecture, hardware, and firmware teams to understand and verify new shader core features.
- Develop comprehensive verification plans that account for feature interactions across hardware, firmware, and software.
- Estimate verification effort and identify required enhancements to verification environments.
- Design, develop, and execute directed and constrained-random verification tests.
- Debug simulation failures and determine root causes of functional issues.
- Partner with design and firmware engineers to resolve defects and improve design quality.
- Analyze functional and code coverage results and implement improvements to achieve coverage goals.
- Enhance verification methodologies, automation, and test infrastructure to improve productivity and quality.
- Contribute to continuous improvement of verification processes, tools, and workflows.
PREFERRED EXPERIENCE:
- Experience with IP-level ASIC design verification.
- Strong knowledge of UVM-based verification environments and methodologies.
- Experience debugging RTL and firmware using simulation tools.
- Proficiency with Verilog, SystemVerilog, C, and C++.
- Understanding of GPU architecture and graphics pipeline concepts.
- Experience developing verification frameworks, testbenches, processes, and flows.
- Familiarity with Linux-based development environments; exposure to Windows development is a plus.
- Experience automating workflows in distributed compute environments.
- Knowledge of simulation performance optimization, acceleration technologies, or high-level synthesis methodologies.
- Familiarity with SystemC and Transaction-Level Modeling (TLM).
- Experience with scripting languages such as Perl, Ruby, shell scripting, or Makefiles.
ACADEMIC CREDENTIALS:
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline preferred
This role is not eligible for Visa sponsorship.
#LI-LC3
#LI-Hybrid
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
THE ROLE:
THE PERSON:
KEY RESPONSIBLITIES:
- Collaborate with architecture, hardware, and firmware teams to understand and verify new shader core features.
- Develop comprehensive verification plans that account for feature interactions across hardware, firmware, and software.
- Estimate verification effort and identify required enhancements to verification environments.
- Design, develop, and execute directed and constrained-random verification tests.
- Debug simulation failures and determine root causes of functional issues.
- Partner with design and firmware engineers to resolve defects and improve design quality.
- Analyze functional and code coverage results and implement improvements to achieve coverage goals.
- Enhance verification methodologies, automation, and test infrastructure to improve productivity and quality.
- Contribute to continuous improvement of verification processes, tools, and workflows.
PREFERRED EXPERIENCE:
- Experience with IP-level ASIC design verification.
- Strong knowledge of UVM-based verification environments and methodologies.
- Experience debugging RTL and firmware using simulation tools.
- Proficiency with Verilog, SystemVerilog, C, and C++.
- Understanding of GPU architecture and graphics pipeline concepts.
- Experience developing verification frameworks, testbenches, processes, and flows.
- Familiarity with Linux-based development environments; exposure to Windows development is a plus.
- Experience automating workflows in distributed compute environments.
- Knowledge of simulation performance optimization, acceleration technologies, or high-level synthesis methodologies.
- Familiarity with SystemC and Transaction-Level Modeling (TLM).
- Experience with scripting languages such as Perl, Ruby, shell scripting, or Makefiles.
ACADEMIC CREDENTIALS:
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline preferred
This role is not eligible for Visa sponsorship.
#LI-LC3
#LI-Hybrid
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
More open roles at AMD
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- GPU Design Verification Engineer88% matchIntel· US, California, Folsom· $122k–$200k USD
- GPU Design Verification Engineer88% matchIntel· US, California, Folsom· $122k–$200k USD
- GPU Design Verification Engineer88% matchIntel· US, California, Santa Clara; US, California, Folsom; US, Oregon, Hillsboro· $142k–$232k USD
- GPU Design Verification Engineer88% matchIntel· US, California, Santa Clara; US, California, Folsom; US, Oregon, Hillsboro· $122k–$232k USD
- GPU Verification Engineer87% matchNVIDIA· US, MA, Westford· $136k–$219k USD
- Senior ASIC Verification Engineer - GPU85% matchNVIDIA· US, CA, Santa Clara· $136k–$219k USD