Low-Power & CDC Verification Engineer
at AMD
Location
Santa Clara, California
Compensation
$104k–$178k USD
Type
full time
Posted
1 weeks ago
Market range · company + function + seniority
p25 · target · p75 · n=584
Posted $178k · below the band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
ADVANCE YOUR CAREER. ADVANCE THE WORLD.
At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.
AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.
THE ROLE:
As a Low-Power & CDC Verification Engineer, you will work with formal experts and designers to verify formal properties and drive convergence.
THE PERSON:
You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
KEY RESPONSIBILITIES:
- Review power features for verification scoping and test plan writing.
- Coordinate with various teams to develop verification components with various methodologies.
- Review and sign off verification deliverables on power features for project milestones.
- Work with RTL team to debug and sign off power/clock domain crossing violations for project milestones.
PREFERRED EXPERIENCE:
- Have at least 1 year of experience in feature verification from high level design to tape out verification.
- Experience working in simulation, emulation, and formal verification environments.
- Power/Clock domain crossing exposure, UPF.
- Scripting in Perl or Python.
- Leadership skills are a plus!
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in Computer Engineering/Electrical Engineering.
This role is not eligible for visa sponsorship.
#LI-LR1329
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
THE ROLE:
As a Low-Power & CDC Verification Engineer, you will work with formal experts and designers to verify formal properties and drive convergence.
THE PERSON:
You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
KEY RESPONSIBILITIES:
- Review power features for verification scoping and test plan writing.
- Coordinate with various teams to develop verification components with various methodologies.
- Review and sign off verification deliverables on power features for project milestones.
- Work with RTL team to debug and sign off power/clock domain crossing violations for project milestones.
PREFERRED EXPERIENCE:
- Have at least 1 year of experience in feature verification from high level design to tape out verification.
- Experience working in simulation, emulation, and formal verification environments.
- Power/Clock domain crossing exposure, UPF.
- Scripting in Perl or Python.
- Leadership skills are a plus!
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in Computer Engineering/Electrical Engineering.
This role is not eligible for visa sponsorship.
#LI-LR1329
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
More open roles at AMD
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Low Power Verification Engineer, Physical Design81% matchGoogle· Sunnyvale, CA, USA· $163k–$236k USD
- Sr Engineer SoC Physical Verification, HBM77% matchMicron Technology· Folsom, CA; Richardson, TX· $97k–$205k USD
- ASIC Implementation Engineer, Static Verification76% matchMeta· Sunnyvale, CA· $146k–$209k USD
- Lead Software Engineer - Low-Power Verification75% matchCadence Design Systems· SAN JOSE· $115k–$213k USD
- Design Verification Engineer75% matchCerebras Systems· Sunnyvale, CA· $190k–$230k USD
- Design Verification Engineer75% matchSambaNova Systems· San Jose, California, United States· $120k–$200k USD