IC Implementation, Sr Principal AE
Location
SAN JOSE
Compensation
$148k–$276k USD
Type
full time
Posted
4 days ago
Market range · company + function + seniority
p25 · target · p75 · n=35
Posted $276k · in the market band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description Summary
The Senior Principal Application Engineer will be a trusted technical leader, driving complex pre-sales and post-sales engagements for Cadence Digital IC products at advanced nodes. This role demands a proven ability to solve the toughest design challenges and deliver innovative solutions that ensure customer success.
Key Responsibilities
- Lead technical strategy and execution for critical customer design projects, influencing design methodologies and implementation flows at advanced nodes (3nm and below)
- Partner with sales teams to grow Cadence business by showcasing Cadence’s leadership in digital implementation.
- Serve as a primary consultant for advanced-node design synthesis & implementation, Agentic-AI and signoff, leveraging deep expertise in synthesis, place & route, CTS, floor planning, timing signoff, design convergence with timing closure, and power optimization as key aspects.
- Develop and deploy custom solutions using scripting languages (TCL, PERL, Python) to address unique customer requirements.
- Mentor and guide junior engineers, fostering technical excellence and knowledge sharing across teams.
- Requirements
- 12+ years of hands-on experience in physical implementation and signoff at 7nm and below, with multiple successful tapeouts.
- Demonstrated expertise in digital synthesis, place-and-route, static timing analysis, AI in EDA, and achieving timing and power goals for advanced node designs.
- Strong debugging skills with the ability to isolate and resolve critical design issues efficiently.
- Proficiency in scripting for automation and flow customization.
- Bachelor’s or Master’s in Electrical/Computer Engineering.
Exceptional communication and leadership skills, with a track record of building
The annual salary range for California is $148,400 to $275,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
More open roles at Cadence Design Systems
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Senior Implementation Methodology Engineer81% matchNVIDIA· US, CA, Santa Clara· $168k–$265k USD
- Lead Physical Design Engineer79% matchAMD· Santa Clara, California· $184k–$316k USD
- Senior CAD Engineer79% matchNVIDIA· US, CA, Santa Clara· $168k–$265k USD
- Senior Principal Digital IC Design Engineer79% matchMarvell Technology· Santa Clara, CA· $182k–$273k USD
- Senior Software Engineer, CAD Tool Development - Circuits78% matchNVIDIA· US, CA, Santa Clara· $136k–$219k USD
- CAD and Integration Engineer, Silicon78% matchMeta· Sunnyvale, CA· $178k–$250k USD