Location
SAN JOSE
Compensation
$179k–$332k USD
Posted
Yesterday
Market range · company + function + seniority
p25 · target · p75 · n=29
Posted $332k · well above market
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Cadence is the leader in hardware emulation-acceleration technologies and products. Looking for a hands-on Sr Principal HW Design Engineer/HW architect who wants to expand their scope and grow their career. This position is located in our San Jose headquarter office, reports to the Sr Engineering Group Director of R&D and works in a growing talented organization.
Our emulation-acceleration system platform is the most advanced industry-leading configurable scalable system, generation after generation, used in labs and datacenters. This position requires to architect systems, design boards, schematic entry, work with layout engineers to do PCB layout, signal integrity knowledge, bring-up, and sustain the current hardware platforms.
Key responsibilities
Qualifications
Bachelor degree in Electrical Engineering. with a minimum of 12 years of experience OR MS with a minimum of 10 years of experience OR PhD with a minimum of 8 years of experience
The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
More open roles at Cadence Design Systems
Hiring velocity, headcount trend, and every open posting on one page.
Open postings ranked by description similarity — useful if this role isn't quite right.