Sr. Design Verification Engineer
at AMD
Location
Santa Clara, California
Compensation
$175k–$300k USD
Type
full time
Posted
3 months ago
Market range · company + function + seniority
p25 · target · p75 · n=584
Posted $300k · well above market
Posting health
Aging · 65- ·Open 115 days
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
THE PERSON:
KEY RESPONSIBILITIES:
- Develop and maintain CPU-level testbench infrastructure using C++
- Build scalable verification environments supporting CPU subsystems and core-level validation
- Write and enhance tests and components using C++, SystemVerilog, and UVM
- Collaborate with design, verification, and debug teams across global locations
- Debug testbench and design issues using software models and analysis tools
- Contribute to verification quality metrics and coverage closure
- Support integration of testbench infrastructure with broader verification workflows
- Apply modern methodologies, including AI-driven techniques, to improve verification efficiency
PREFERRED EXPERIENCE:
- Strong C/C++ programming and software development skills
- Experience building or maintaining verification testbenches
- Understanding of CPU or processor microarchitecture
- Background in design verification (CPU, memory, networking, or similar domains)
- Experience with SystemVerilog and UVM
- Familiarity with RTL design (Verilog or equivalent)
- Scripting experience (Python, Perl, or similar)
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in Electrical Engineering preferred
This role is not eligible for visa sponsorship.
#LI-LC3
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
THE ROLE:
THE PERSON:
KEY RESPONSIBILITIES:
- Develop and maintain CPU-level testbench infrastructure using C++
- Build scalable verification environments supporting CPU subsystems and core-level validation
- Write and enhance tests and components using C++, SystemVerilog, and UVM
- Collaborate with design, verification, and debug teams across global locations
- Debug testbench and design issues using software models and analysis tools
- Contribute to verification quality metrics and coverage closure
- Support integration of testbench infrastructure with broader verification workflows
- Apply modern methodologies, including AI-driven techniques, to improve verification efficiency
PREFERRED EXPERIENCE:
- Strong C/C++ programming and software development skills
- Experience building or maintaining verification testbenches
- Understanding of CPU or processor microarchitecture
- Background in design verification (CPU, memory, networking, or similar domains)
- Experience with SystemVerilog and UVM
- Familiarity with RTL design (Verilog or equivalent)
- Scripting experience (Python, Perl, or similar)
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in Electrical Engineering preferred
This role is not eligible for visa sponsorship.
#LI-LC3
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
More open roles at AMD
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Senior Staff Design Verification Engineer88% matchCerebras Systems· Sunnyvale, CA· $250k–$300k USD
- Staff Design Verification Engineer85% matchCerebras Systems· Sunnyvale, CA· $225k–$270k USD
- Design Verification Engineer85% matchCerebras Systems· Sunnyvale, CA· $190k–$230k USD
- Senior Design Verification Engineer84% matchIntel· US, California, Santa Clara· $164k–$312k USD
- Design Verification Architect / Director84% matchCadence Design Systems· SAN JOSE; AUSTIN· $186k–$345k USD
- Design Verification Engineer84% matchIntel· US, California, Santa Clara· $106k–$149k USD