Design Verification Architect / Director
Location
SAN JOSE; AUSTIN
Compensation
$186k–$345k USD
Type
full time
Posted
1 months ago
Market range · company + function + seniority
p25 · target · p75 · n=12
Posted $345k · in the market band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Location
San Jose, CA and Austin, TX
Job Description
Responsibilities
As a Design Verification Team Director, lead and run the Processor Verification team, you will be responsible for the verification of microprocessor cores and their peripherals
Relevant experience in-order/out-of-order CPU cores and memory subsystem strongly preferred
Crafting verification plans and executing them to verify highly complex CPU designs.
You will implement simulation or emulation testbenches, assembly/C language diagnostics, assertion checkers or coverage monitors to meet target verification goals.
You will be responsible for coverage collection and closure
You will work closely with cross-functional teams (DV/Arch/Design/FW) to identify coverage scope
Tracking and reporting the work of 7-10 engineers
Required Skills and Experience:
17+ years of design verification experience
BS (or higher) in EE/Computer Engineering
Proven experience at leading/managing team.
Strong managerial, leadership and interpersonal skills
Excellent knowledge of computer architecture and design verification fundamentals
Thorough understanding of System Verilog, UVM, and other programming languages to build flexible and reusable complex testbenches
Exposure to scripting languages like Perl, Unix shell or similar languages
Experience with assembly language programming required
Experience with Formal Verification will be a plus
Experience with the development of fully automated flows
Experience with Gate Level Simulations
Excellent written and oral communication skills necessary
Knowledge of processor verification required
The annual salary range for California is $185,500 to $344,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
More open roles at Cadence Design Systems
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Senior Staff Design Verification Engineer85% matchCerebras Systems· Sunnyvale, CA· $250k–$300k USD
- Design Verification Engineer85% matchCerebras Systems· Sunnyvale, CA· $190k–$230k USD
- Sr. Design Verification Engineer84% matchAMD· Santa Clara, California· $175k–$300k USD
- Staff Design Verification Engineer84% matchCerebras Systems· Sunnyvale, CA· $225k–$270k USD
- Sr. Staff Design Verification Engineer 82% matchd-Matrix· Santa Clara· $175k–$265k USD
- Design Verification Engineer, Silicon81% matchMeta· Sunnyvale, CA; Redmond, WA; Austin, TX· $146k–$209k USD