Silicon System Validation Engineer
at Meta
Location
Sunnyvale, CA; Burlingame, CA
Compensation
$178k–$250k USD
Type
full time
Posted
3 weeks ago
Market range · company + function + seniority
$204k—$204k—$245k
p25 · target · p75 · n=32
Posted $250k · above the band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
Join a passionate team driving the validation of Meta's next-generation devices, collaborating with cross-functional groups to ensure our custom custom silicon delivers target performance and quality for future AR products.
Responsibilities
- Develop, execute, and sign-off on validation plans and targets for System on Chip (SoCs) and end-to-end HW/SW systems
- Demonstrate a comprehensive understanding of system hardware, software, and firmware components; lead validation and debugging efforts
- Collaborate with team members on lab debugging, silicon bug reproduction, failure analysis, and reporting
- Conduct power and performance analysis of complex SoCs and subsystems, identifying areas of optimization
- Proactively identify and communicate technical risks to project stakeholders, proposing solutions
- Partner with cross-functional teams, including architecture, IP, firmware, SoC, and system engineering, to ensure the SoC achieves product goals
- Operate effectively in an agile environment, adapting validation plans and targets to evolving roadmaps and project requirements
Minimum Qualifications
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- 8+ years of experience in silicon design verification or validation
- Experience writing and debugging validation scripts and test automation (e.g., Python, C/C++, SystemVerilog) Experience with tape-out, bring-up and characterization of ASICs
- Experience with graphics and display technologies
- Experience with digital design, design verification and firmware/driver development
- Track record of independently driving validation efforts to completion, identifying novel approaches to reproduce and resolve complex silicon issues
- Masters in Electrical Engineering, Computer Science or equivalent domain
More open roles at Meta
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- ISP Silicon Validation Engineer84% matchGoogle· Mountain View, CA, USA· $116k–$165k USD
- Design Verification Engineer (Silicon Engineering)83% matchSpaceX· Palo Alto, CA· $135k–$155k USD
- Principal Post-Silicon Validation Engineer82% matchSambaNova Systems· San Jose, California, United States· $180k–$255k USD
- Principal Design Verification Engineer (Silicon Engineering)82% matchSpaceX· Palo Alto, CA· $210k–$355k USD
- Design Verification Engineer (Silicon Engineering)81% matchSpaceX· Redmond, WA· $125k–$145k USD
- Design Verification Engineer (Silicon Engineering)81% matchSpaceX· Irvine, CA· $125k–$145k USD