Lead Design Engineer
Location
AUSTIN
Type
full time
Posted
3 weeks ago
Market range · company + function + seniority
p25 · target · p75 · n=48
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Core Responsibilities
- Strategy and Architecture
Verification Planning: Define the overall verification strategy, including the choice of methodology (typically UVM/SystemVerilog), tools, and infrastructure.
Testbench Architecture: Design scalable, reusable, and robust verification environments. This includes developing Bus Functional Models (BFMs), monitors, scoreboards, and checkers.
Feature Extraction: Analyze architectural specifications to identify critical features and corner cases that require rigorous testing.
- Execution and Technical Leadership
Development: Write complex test cases and sequences to achieve high functional coverage.
Debug: Lead the root-cause analysis of complex design bugs, collaborating closely with design engineers to implement fixes.
Constraint Random Testing: Implement constrained-random stimulus generation to explore the design space beyond directed tests.
Formal Verification: Utilize formal tools to prove specific properties or find deep-seated bugs that simulation might miss.
- Metric Management
Coverage Analysis: Monitor and analyze functional and code coverage metrics.
Gate-Level Simulation (GLS): Oversee simulations on the synthesized netlist to verify timing and reset behavior.
Sign-off: Define the "definition of done" and provide final technical approval for the verification phase.
- Soft Skills and Leadership
Mentorship: Guiding junior engineers on coding standards and debugging techniques.
Cross-functional Collaboration: Acting as the primary technical point of contact between the design, architecture, and emulation teams.
Project Management: Managing timelines, identifying risks in the verification schedule, and prioritizing tasks to meet project deadlines.
Required Qualifications
B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field
4–7 years of hands-on DV experience in semiconductor/ASIC/SoC companies
We’re doing work that matters. Help us solve what others can’t.
More open roles at Cadence Design Systems
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Design Verification Lead86% matchApple· Austin, United States of America
- Senior Staff Design Verification Engineer82% matchCerebras Systems· Sunnyvale, CA· $250k–$300k USD
- Sr. Staff Design Verification Engineer 82% matchd-Matrix· Santa Clara· $175k–$265k USD
- ASIC Engineer, Design82% matchMeta· Sunnyvale, CA; Austin, TX· $146k–$209k USD
- Sr Silicon Design Verification Engineer82% matchAMD· Austin, Texas· $127k–$217k USD
- Design Verification Engineer81% matchCerebras Systems· Sunnyvale, CA· $190k–$230k USD