Digital Design Engineer, SoC Chassis
at Meta
Location
Sunnyvale, CA; Redmond, WA; Austin, TX
Compensation
$146k–$209k USD
Type
full time
Posted
2 weeks ago
Market range · company + function + seniority
p25 · target · p75 · n=162
Posted $209k · in the market band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
Meta is seeking design engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning and network acceleration. You will collaborate with researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware.
Responsibilities
- Contribute to ASIC digital µArchitecture and design
- Assist in the performance/power analysis of the design and help meet power and performance targets
- Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration
- Collaborate with adjacent teams such as Verification, Physical Design, and Design for Test
- Develop micro-architecture, RTL coding, and design verification for complex IPs
- Drive the IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads
Minimum Qualifications
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- Bachelor's degree in Computer Science, Computer Engineering, a relevant technical field, or equivalent practical experience
- 6+ years of experience as a hardware design engineer for production silicon shipped in volume
- Experience in digital design µArchitecture, RTL coding, and micro-architecture development
- Experience communicating technical design decisions and trade-offs to cross-functional partners such as verification, physical design, and architecture teams Experience with one or more infrastructure IP areas, such as clock generation, distribution, and power management
- Exposure to subsystem-level implementation or integration, in any part of the flow from specification through RTL signoff
- Interest in growing into an infrastructure IP and subsystem implementation role
- Experience with microcontroller clusters
- Demonstrated ability to integrate AI tools to optimize/redesign workflows and drive measurable impact (e.g., efficiency gains, quality improvements)
- Experience adhering to and implementing responsible, ethical AI practices (e.g., risk assessment, bias mitigation, quality and accuracy reviews)
- Demonstrated ongoing AI skill development (e.g., prompt/context engineering, agent orchestration) and staying current with emerging AI technologies
More open roles at Meta
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Principal Engineer, ASIC Design83% matchMicron Technology· San Jose, CA· $198k–$336k USD
- Microarchitecture and Design Engineer - AI SoC83% matchIntel· US, California, Santa Clara; US, California, Folsom· $164k–$312k USD
- Senior Principal Digital IC Design Engineer82% matchMarvell Technology· Santa Clara, CA· $182k–$273k USD
- ASIC Design Engineer82% matchNVIDIA· US, CA, Santa Clara· $116k–$190k USD
- Principal, IC Digital Design Engineer82% matchMarvell Technology· Irvine, CA· $151k–$223k USD
- Senior Staff Digital Design Engineer82% matchMarvell Technology· Irvine, CA; Santa Clara, CA· $136k–$201k USD