Software Engineer II
Location
AUSTIN
Type
full time
Posted
1 months ago
Market range · company + function + seniority
p25 · target · p75 · n=75
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
About the Team
The Conformal team is a diverse group of innovative, talented, and passionate engineers committed to delivering cutting-edge verification technologies and trusted solutions to leading semiconductor and high-technology customers around the world. We tackle challenging technical problems in an enjoyable, collaborative, and supportive environment.
Our team develops must-have IC design and verification solutions, including Conformal Logical Equivalence Checking (LEC), Conformal ECO (CECO), and Conformal Low Power (CLP), along with next-generation AI-powered verification technologies that help shape modern verification methodologies.
Required Qualifications
- Strong C/C++ development experience and a deep understanding of data structures, algorithms, debugging, object-oriented design, and large-scale software architecture.
- Strong knowledge of digital design flows, logic synthesis, formal methods, RTL-to-netlist verification, and semiconductor design methodologies.
- Excellent analytical, problem-solving, collaboration, and communication skills in a geographically distributed engineering environment.
- Degree in Computer Science, Electrical Engineering, Computer Engineering, or a related technical field.
We’re doing work that matters. Help us solve what others can’t.
More open roles at Cadence Design Systems
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Principal EDA R&D Engineer80% matchNVIDIA· US, CA, Santa Clara; US, MA, Westford; US, TX, Austin; US, OR, Hillsboro; US, CA, Remote· $232k–$368k USD
- Senior Design Verification Engineer80% matchMicron Technology· San Jose, CA· $130k–$221k USD
- Director, SoC Design Engineering78% matchIntel· US, California, Santa Clara; US, Texas, Austin; US, Oregon, Hillsboro· $221k–$312k USD
- EDA Tools Software Engineer77% matchIntel· US, Oregon, Hillsboro· $129k–$245k USD
- Design Verification Lead76% matchApple· Austin, United States of America
- Lead IP Verification Engineer76% matchAMD· San Jose, California· $175k–$300k USD