Post-Silicon Memory Subsystem Validation Engineer
at AMD
Location
Austin, Texas
Compensation
$117k–$200k USD
Type
full time
Posted
3 weeks ago
Market range · company + function + seniority
p25 · target · p75 · n=103
Posted $200k · in the market band
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
ADVANCE YOUR CAREER. ADVANCE THE WORLD.
At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.
Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.
The Role:
The AMD Client and Graphics team is looking to hire a Memory Subsystem Post-Silicon Validation Engineer. You will work hands-on in a collaborative lab environment to bring up first silicon, validate DDR and related memory subsystems, isolate complex hardware and software issues, and confirm robust fixes. You will partner broadly with design, firmware, software, platform, and customer-facing teams while building deep technical breadth across cutting-edge memory technologies.
The Person:
The successful person is customer-oriented, curious, accountable, and comfortable working hands-on in a fast-moving lab. They communicate technical findings clearly, collaborate effectively across disciplines, approach ambiguous problems with structure, learn quickly, and consistently deliver high-quality commitments on time.
Key Responsibilities:
• Ramp quickly on the product, project, lab environment, and active validation priorities.
• Drive customer-facing technical issue resolution and contribute to customer satisfaction.
• Execute post-silicon memory-subsystem validation and first-silicon bring-up activities.
• Isolate issues across hardware, firmware, software, platform, and memory interfaces using disciplined debug methods and lab equipment.
• Perform root-cause analysis, reproduce failures, verify corrective actions, and communicate results clearly.
• Own defined validation and debug deliverables, including coordination with cross-functional partner teams.
• Deliver commitments on time and with high quality while expanding technical breadth over time.
Preferred Experience:
• Strong expertise in DDR and memory systems, with post-silicon memory-validation experience.
• Experience with first-silicon bring-up in a laboratory environment.
• Demonstrated root-cause debug skills and experience verifying fixes.
• Ability to isolate issues across hardware and software boundaries.
• Familiarity with laboratory tools and equipment used for silicon and platform debug.
• Pre-silicon validation experience.
• Customer-facing technical issue resolution and cross-functional collaboration experience.
• LPDDR5x or DDR5 memory exposure is desirable.
• Experience applying AI or automation responsibly and securely to improve engineering productivity is beneficial.
Academic Credentials:
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related technical field is preferred.
Location: Austin, TX preferred; Markham, Ontario, Canada may be considered
This role is not eligible for visa sponsorship.
#LI-LB1
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
The Role:
The AMD Client and Graphics team is looking to hire a Memory Subsystem Post-Silicon Validation Engineer. You will work hands-on in a collaborative lab environment to bring up first silicon, validate DDR and related memory subsystems, isolate complex hardware and software issues, and confirm robust fixes. You will partner broadly with design, firmware, software, platform, and customer-facing teams while building deep technical breadth across cutting-edge memory technologies.
The Person:
The successful person is customer-oriented, curious, accountable, and comfortable working hands-on in a fast-moving lab. They communicate technical findings clearly, collaborate effectively across disciplines, approach ambiguous problems with structure, learn quickly, and consistently deliver high-quality commitments on time.
Key Responsibilities:
• Ramp quickly on the product, project, lab environment, and active validation priorities.
• Drive customer-facing technical issue resolution and contribute to customer satisfaction.
• Execute post-silicon memory-subsystem validation and first-silicon bring-up activities.
• Isolate issues across hardware, firmware, software, platform, and memory interfaces using disciplined debug methods and lab equipment.
• Perform root-cause analysis, reproduce failures, verify corrective actions, and communicate results clearly.
• Own defined validation and debug deliverables, including coordination with cross-functional partner teams.
• Deliver commitments on time and with high quality while expanding technical breadth over time.
Preferred Experience:
• Strong expertise in DDR and memory systems, with post-silicon memory-validation experience.
• Experience with first-silicon bring-up in a laboratory environment.
• Demonstrated root-cause debug skills and experience verifying fixes.
• Ability to isolate issues across hardware and software boundaries.
• Familiarity with laboratory tools and equipment used for silicon and platform debug.
• Pre-silicon validation experience.
• Customer-facing technical issue resolution and cross-functional collaboration experience.
• LPDDR5x or DDR5 memory exposure is desirable.
• Experience applying AI or automation responsibly and securely to improve engineering productivity is beneficial.
Academic Credentials:
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related technical field is preferred.
Location: Austin, TX preferred; Markham, Ontario, Canada may be considered
This role is not eligible for visa sponsorship.
#LI-LB1
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
More open roles at AMD
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Lead Post-Silicon Validation Engineer81% matchNVIDIA· US, CA, Santa Clara· $200k–$322k USD
- Hardware Design Validation Engineer - Memory Subsystem80% matchNVIDIA· US, CA, Santa Clara· $108k–$184k USD
- Senior Mixed Signal Design Validation Engineer79% matchNVIDIA· US, CA, Santa Clara· $168k–$265k USD
- Silicon Validation Engineer79% matchApple· San Francisco Bay Area, United States of America· $185k–$325k USD
- Silicon Validation Engineer79% matchApple· San Francisco Bay Area, United States of America· $127k–$221k USD
- Senior Memory Post Silicon Qualification Engineer78% matchNVIDIA· US, CA, Santa Clara· $168k–$265k USD