Experienced Hardware Design Engineer
Location
Austin, TX, United States; Boulder, Colorado, United States; Chicago, Illinois, United States; New York, NY, United States
Compensation
$200k–$300k USD
Type
full time
Posted
3/24/2025
Market range · function + seniority
p25 · target · p75 · n=800
Posted $300k · well above market
Posting health
Aging · 65- ·Open 582 days
Tailor your résumé to this role in 30 seconds.
Free account · ATS keyword check · per-job bullet rewrite by Claude.
Job description
The Hardware team at Hudson River Trading (HRT) creates high performance compute engines using FPGA and ASIC technology to drive low latency trading decisions on global markets. We build custom solutions across the spectrum of speed and smarts: from bespoke circuits to world-class machine learning accelerators.
FPGAs and ASICs are critical pieces of our technology stack. We are looking for talented hardware developers to architect and design complex systems on a highly collaborative global team. In this role, you'll identify efficient ways to perform on-the-fly transformations of market data and implement models with complex data structures in RTL. Deep knowledge of SystemVerilog, FPGA internals and/or ASIC primitives, computer architecture, and vendor tool suites are essential to succeeding in this role. Expertise in networking protocols, CPU design, and/or machine learning accelerators is a big plus. No financial experience is necessary.
Responsibilities
- Collaborate with a cross-functional team to develop and deploy custom FPGA and/or ASIC solutions for a wide range of trading applications
- Investigate new technologies and tools
- Contribute to a nimble hardware development tech stack
Qualifications
- Ability to describe hardware designs at a high level, low level, or anywhere in between
- Brilliant design, optimization, debugging and problem solving skills
- Professional experience (2+ years) in RTL design for FPGA or ASIC
- Expert SystemVerilog development skills with a thorough understanding of the language
- Expert on low level FPGA or ASIC architectures, with a deep understanding of what makes them "tick"
- Skilled in network communications, processing pipelines, and/or machine learning
- Working knowledge of Python and/or C++
- Comfortable in a Linux environment
- Strong verification experience
- Familiarity with AMD Vivado is a plus
- A bachelor’s degree in computer science, electrical engineering, or a related field
This job is accepting ongoing applications and there is no application deadline.
The estimated base salary range for this position is 200,000 to 300,000 USD per year (or local equivalent). The base pay offered may vary depending on multiple individualized factors, including location, job-related knowledge, skills, and experience.
This role will also be eligible for discretionary performance-based bonuses and a competitive benefits package which includes medical, dental, vision, basic life insurance, and enrollment in our company’s retirement savings plans. Employees will receive sick and parental leave, as well as other paid time off (including 20 vacation days and 10 paid holidays in the US). Please note that benefits and time off policies will vary across non-US locations.
In any materials you submit, you may redact or remove age-identifying information such as age, date of birth, or dates of school attendance or graduation. You will not be penalized for redacting or removing this information.
Culture
Hudson River Trading (HRT) brings a scientific approach to trading financial products. We have built one of the world's most sophisticated computing environments for research and development. Our researchers are at the forefront of innovation in the world of algorithmic trading.
At HRT we welcome a variety of expertise: mathematics and computer science, physics and engineering, media and tech. We’re a community of self-starters who are motivated by the excitement of being at the cutting edge of automation in every part of our organization—from trading, to business operations, to recruiting and beyond. We value openness and transparency, and celebrate great ideas from HRT veterans and new hires alike. At HRT we’re friends and colleagues – whether we are sharing a meal, playing the latest board game, or writing elegant code. We embrace a culture of togetherness that extends far beyond the walls of our office.
Feel like you belong at HRT? Our goal is to find the best people and bring them together to do great work in a place where everyone is valued. HRT is proud of our diverse staff; we have offices all over the globe and benefit from our varied and unique perspectives. HRT is an equal opportunity employer; so whoever you are we’d love to get to know you.
You can review our Global Applicant Privacy Notice, which explains how we process applicant information.
More open roles at Hudson River Trading
Hiring velocity, headcount trend, and every open posting on one page.
Similar roles
Open postings ranked by description similarity — useful if this role isn't quite right.
- Hardware Engineer85% matchIMC Trading· Chicago, United States· $200k–$225k USD
- ASIC Engineer, Design83% matchMeta· Sunnyvale, CA; Austin, TX· $146k–$209k USD
- ASIC Design Engineer - Hardware83% matchNVIDIA· US, TX, Austin· $116k–$190k USD
- ASIC Engineer82% matchJane Street· New York, New York, United States· $250k USD
- ASIC Design Engineer82% matchNVIDIA· US, CA, Santa Clara· $116k–$190k USD
- ASIC Design Engineer 281% matchHewlett Packard Enterprise· Sunnyvale, California, United States of America· $106k–$214k USD