applinity

Senior CPU RTL Engineer, Silicon

at Google

Location

Mountain View, CA, USA; Portland, OR, USA; Austin, TX, USA

Compensation

$163k–$236k USD

Type

full time

Posted

2 weeks ago

Save to queue

Market range · company + function + seniority

$198k—$231k—$247k

p25 · target · p75 · n=466

Posted $236k · in the market band

Tailor your résumé to this role in 30 seconds.

Free account · ATS keyword check · per-job bullet rewrite by Claude.

Tailor my résuméApply on company site

Job description

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Be part of a different team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $236000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities

  • Contribute to CPU frontend designs, emphasizing on microarchitecture and RTL design for the next generation CPU.
  • Propose performance enhancing microarchitecture features with efficiency in mind. Work with architects and performance teams for trade-off studies.
  • Communicate pros and cons of microarchitecture enhancements. Facilitate final decision making.
  • Deliver designs meeting Power, Performance and Area (PPA) goals with production quality.
  • Become familiar with techniques for at least one processor functional block. Interpret the techniques into design constructs and languages in order to provide guidance to and participate in the performance modeling effort.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 8 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
  • Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Mountain View, CA, USA; Portland, OR, USA; Austin, TX, USA.

In most instances, this position requires in-person interviews as part of the hiring process.

More open roles at Google

Hiring velocity, headcount trend, and every open posting on one page.

View Google profile →
GuideHow to apply to Google (the 2-to-4 month process, explained)VisaGoogle sponsors H-1B — read the guide

Similar roles

Open postings ranked by description similarity — useful if this role isn't quite right.